Digital VLSI Design and Simulation with Verilog
Dr. Suman Lata Tripathi
Lovely Professional University, Phagwara, Punjab, India
Dr. Sobhit Saxena
Lovely Professional University, Phagwara, Punjab, India
Dr. Sanjeet Kumar Sinha
Lovely Professional University, Phagwara, Punjab, India
Dr. Govind Singh Patel
IIMT College of Engineering, Greater Noida, UP, India
This edition first published 2022
© 2022 John Wiley & Sons Ltd.
All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, except as permitted by law. Advice on how to obtain permission to reuse material from this title is available at http://www.wiley.com/go/permissions.
The right of Suman Lata Tripathi, Sobhit Saxena, Sanjeet Kumar Sinha, and Govind Singh Patel to be identified as the authors of this work has been asserted in accordance with law.
Registered Office
John Wiley & Sons, Inc., 111 River Street, Hoboken, NJ 07030, USA
Editorial Office
9600 Garsington Road, Oxford, OX4 2DQ, UK
For details of our global editorial offices, customer services, and more information about Wiley products visit us at www.wiley.com.
Wiley also publishes its books in a variety of electronic formats and by print-on-demand. Some content that appears in standard print versions of this book may not be available in other formats.
Limit of Liability/Disclaimer of Warranty
While the publisher and authors have used their best efforts in preparing this work, they make no representations or warranties with respect to the accuracy or completeness of the contents of this work and specifically disclaim all warranties, including without limitation any implied warranties of merchantability or fitness for a particular purpose. No warranty may be created or extended by sales representatives, written sales materials or promotional statements for this work. The fact that an organization, website, or product is referred to in this work as a citation and/or potential source of further information does not mean that the publisher and authors endorse the information or services the organization, website, or product may provide or recommendations it may make. This work is sold with the understanding that the publisher is not engaged in rendering professional services. The advice and strategies contained herein may not be suitable for your situation. You should consult with a specialist where appropriate. Further, readers should be aware that websites listed in this work may have changed or disappeared between when this work was written and when it is read. Neither the publisher nor authors shall be liable for any loss of profit or any other commercial damages, including but not limited to special, incidental, consequential, or other damages.
Library of Congress Cataloging-in-Publication Data
Names: Tripathi, Suman Lata, author. | Saxena, Sobhit, author. | Sinha, Sanjeet Kumar, author. | Patel, Govind Singh, author.
Title: Digital VLSI design and simulation with Verilog / Suman Lata Tripathi, Sobhit Saxena, Sanjeet Kumar Sinha, Govind Singh Patel.
Description: Hoboken, NJ : John Wiley & Sons, 2022. | Includes bibliographical references and index.
Identifiers: LCCN 2021020790 (print) | LCCN 2021020791 (ebook) | ISBN 9781119778042 (hardback) | ISBN 9781119778066 (pdf) | ISBN 9781119778080 (epub) | ISBN 9781119778097 (ebook)
Subjects: LCSH: Integrated circuits--Very large scale integration--Design and construction. | Verilog (Computer hardware description language)
Classification: LCC TK7874.75 .T75 2022 (print) | LCC TK7874.75 (ebook) | DDC 621.39/5028553--dc23
LC record available at https://lccn.loc.gov/2021020790 LC ebook record available at https://lccn.loc.gov/2021020791
Cover image: © Raigvi/Shutterstock
Cover design by Wiley
Set in 9.5/12.5 STIXTwoText by Integra Software Services Pvt. Ltd, Pondicherry, India
Contents
1 Cover
4 Preface
6 1 Combinational Circuit Design1.1 Logic Gates1.1.1 Universal Gate Operation1.1.2 Combinational Logic Circuits1.2 Combinational Logic Circuits Using MSI1.2.1 Adders1.2.2 Multiplexers1.2.3 De-multiplexer1.2.4 Decoders1.2.5 Multiplier1.2.6 Comparators1.2.7 Code Converters1.2.8 Decimal to BCD EncoderReview QuestionsMultiple Choice QuestionsReference
7 2 Sequential Circuit Design2.1 Flip-flops (F/F)2.1.1 S-R F/F2.1.2 D F/F2.1.3 J-K F/F2.1.4 T F/F2.1.5 F/F Excitation Table2.1.6 F/F Characteristic Table2.2 Registers2.2.1 Serial I/P and Serial O/P (SISO)2.2.2 Serial Input and Parallel Output (SIPO)2.2.3 Parallel Input and Parallel Output (PIPO)2.2.4 Parallel Input and Serial Output (PISO)2.3 Counters2.3.1 Synchronous Counter2.3.2 Asynchronous Counter2.3.3 Design of a 3-Bit Synchronous Up-counter2.3.4 Ring Counter2.3.5 Johnson Counter2.4 Finite State Machine (FSM)2.4.1 Mealy and Moore Machine2.4.2 Pattern or Sequence DetectorReview QuestionsMultiple Choice QuestionsReference
8 3 Introduction to Verilog HDL3.1 Basics of Verilog HDL3.1.1 Introduction to VLSI3.1.2 Analog and Digital VLSI3.1.3 Machine Language and HDLs3.1.4 Design Methodologies3.1.5 Design Flow3.2 Level of Abstractions and Modeling Concepts3.2.1 Gate Level3.2.2 Dataflow Level3.2.3 Behavioral Level3.2.4 Switch Level3.3 Basics (Lexical) Conventions3.3.1 Comments3.3.2 Whitespace3.3.3 Identifiers3.3.4 Escaped Identifiers3.3.5 Keywords3.3.6 Strings3.3.7 Operators3.3.8 Numbers3.4 Data Types3.4.1 Values3.4.2 Nets3.4.3 Registers3.4.4 Vectors3.4.5 Integer Data Type3.4.6 Real Data Type3.4.7 Time Data Type3.4.8 Arrays3.4.9 Memories3.5 Testbench ConceptMultiple Choice QuestionsReferences
9 4 Programming Techniques in Verilog I4.1 Programming Techniques in Verilog I4.2 Gate-Level Model of Circuits4.3 Combinational